-- architecture declarative part signal clock : std_ulogic := '1'; -- architecture statement part clock <= not clock after 5 ns;